PROCESS FOR PRODUCING A SEMICONDUCTOR DEVICE

This is a divisional application under 37 CFR 1.60 of prior application Ser. No. 08/376,082 filed on Jan. 20, 1995 5 now U.S. Pat. No. 5.550,395, which is a continuation of application Ser. No. 08/046,149 filed on Apr. 15, 1993 now abandoned.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to semiconductor devices such as highly integrated DRAMs and SRAMs having a difference between heights of a memory cell and the surrounding circuits, and also relates to a process of producing 15 such devices.

2. Description of the Related Art

Highly integrated DRAMs tend to have the capacitor electrode of a greater height to ensure a greater storage capacity. Capacitors are provided only in the memory cells but not in the surrounding circuit areas, causing an increase in the difference between heights of the memory cell area and the surrounding circuit area. The increased integration or refinement involves the narrowing of conductor wirings running above the memory cell area and the surrounding circuit area. This reduces the focus depth allowance upon exposure for forming the conductor pattern. The abovementioned increase in the height difference further reduces the focus depth allowance.

This phenomenon is fully described in Japanese Patent Application No. 3-285088 by the same assignee, in which the present inventors proposed to design memory cells so as to be covered by the focus depth allowance of the exposing apparatus. This proposal, however, uses an ECC (error correction code) to suppress the natural α -rays soft error and the ECC unavoidably causes a drop in the working speed of the device.

An SRAM (static random access memory) cell composed of MOS transistors is expressed as an equivalent circuit as shown in FIG. 1, containing driving MOSFETs t11 and t12, loading MOSFETs t21 and t22, and transfer MOSFETs t31 and t32.

The driving MOSFETs t11 and t12 have channel regions formed in the bulk body of a semiconductor substrate and the loading MOSFETs t21 and t22 have channel regions formed in polycrystalline semiconductor layer on the semiconductor substrate.

FIG. 2A shows a sectional view of the MOSFETs in the portion enclosed by the broken line of FIG. 1.

An active region X surrounded and defined by a selectively oxidized layer 382 on a semiconductor substrate 381. The driving MOSFET 111 has a gate electrode 383 formed on the substrate 381 in the active region X with a gate insulating layer 384 interposed between the electrode 383 and the substrate 381. The gate electrode 383 has one end stepping over the selectively oxidized region 382 and connected to an impurity-doped region 385.

Above an insulating layer 386 covering the gate electrode 383, a lower gate electrode 387, a polycrystalline semicoaductor layer 388 and an upper gate electrode 389 are formed to compose a loading MOSFET 122, with insulating layers 399 and 391 interposed between the lower electrode 387 and the semiconductor layer 388 and between the semiconductor layer 388 and the upper insulating layer 389, respectively. 65

The polycrystalline semiconductor layer 388 has a channel region with introduced impurities on the both sides 2

thereof to define source/drain regions. The two gate electrodes (or double gates) 387 and 389 are connected to the source/drain regions of the loading MOSFET 121 located on the substrate 381.

A contact hole 392 is formed through the insulating layers 386, 390 and 391 and through the polycrystalline semiconductor layer 388, which are located on the gate electrode 383 stepping over the selectively oxidized layer 382. The contact hole 392 has a side wall and a bottom surface which are 10 coated with a conductive layer 393 having a U-shaped section. This arrangement connects the gate electrode 383 of the driving MOSFET t11 to one of the source/drain regions of the loading MOSFET t22.

The impurity-doped region 385 defined in the active region X is connected to one end of the gate electrode 383 of the driving MOSFET t11 and is connected to one of source/drain regions 394 and 395 of the transfer MOSFET t31. Gate electrode 396 of the transfer MOSFET t31 is formed on the semiconductor substrate 381 with a gate insulating layer interposed therebetween.

An insulating layer 397 covers the SRAM area Y and the surrounding area Z.

As described above, the loading MOSFET t22 has two gate electrodes 387 and 389 and the semiconductor layer 388, which are formed on the semiconductor substrate 381, to form a multiple-layered structure, so that the SRAM cell area Y is higher than the surrounding circuit area Z to form a step of height "d".

To minimize the step height "d", a BPSG (borophosphosilicate glass) layer 397 is formed all over the substrate and is then heated to reflow, as shown in FIG. 2B.

This cannot provide sufficient flattening where the height of SRAMs tends to increase more and more. For example, the step height is not reduced sufficiently when a capacitor "Q" is formed on the loading MOSFHT t22 in order to avoid ct-rays soft errors, as shown in FIG. 3A.

The capacitor "Q" is formed by increasing the height of the space for the conductive layer 393 (FIG. 2A) which connects the gate electrode 383 of the driving MOSFET 111 to the source/drain regions of the loading MOSFET 112, forming in that space a storing electrode "SN" in the form of a fin. coating the electrode "SN" with a dielectric layer "DL" and forming a counter electrode "CP" on the layer "DL".

It is usually necessary to form contact holes simultaneously in both the SRAM cell area Y and surrounding circuit area Z or to form wiring running over both areas Y and Z, by exposing a photoresist 398 as shown in. FIG. 3B.

The focus depth may be smaller than the height "d" of such a large step, causing degradation of the precision of patterning.

In "Semiconductor World". December 1991, p.186. Oowada pointed out the importance of the reduction of the step height in the multiple layered wiring technology, particularly in logic ICs. This problem is common to the height difference between the memory cell and the surrounding circuit. It should be noted, however, that the height difference in logic ICs is caused by a random wiring, so that the distribution of height difference is more complicated than that in memory cells. Oowada did not suggest a solution therefor.

FIGS. 4A, 4B and 4C show a commonly known process for flattening of the wiring steps, as can be seen from "Solid State Technology, November 1991, p.67-71, for example.

Referring to FIG. 4A. a wiring 111 is formed on a substrate 110 and is then covered with an insulating layer

112. The insulating layer 112 stands out in the portion of a smaller spacing of the wiring 111 than in the portion of a greater spacing. A resist pattern 113 is then formed on the insulating layer 112 in the portion with a wiring spacing greater than a certain value.

Referring to FIG. 4B, etching of the insulating layer 112 is carried out by utilizing the resist 113 as a mask to reduce the height of insulating layer 112 in the portion with a smaller spacing of the wiring 111. This etching must be precisely controlled, because an excessive etching causes an abnormal step and an insufficient etching causes an incomplete flattening.

Referring to FIG. 4C, after the resist 113 is removed, an upper insulating layer 114 is formed to complete the flattening necessary for an overlying wiring layer to be formed.

The insulating layers 112 and 114 may be far more effective when formed of composite SOG (spin-on-glass)/CVD-oxide layers than when formed of a CVD-oxide layer

Another process is known in which a complete flattening of the wiring steps is effected by the combined use of a special polymer or film and an etching back technique, as is proposed by Numazawa et al. in the proceedings of "SEMI technology symposium", p.245-255 and by D. Wang et al. 25 ibid, p. 257-265.

The above-recited conventional technologies, however, were intended to cover all the steps caused by a random wiring and having a complicated pattern, in which the following substantial problems remain:

- 1) A high precision etching technique is necessary;
- The use of a special polymer is not only a disadvantage in itself but also necessitates etching control to avoid leaving remains of such a polymer; and
- An etching control for simultaneously etching-back layers of different materials is necessary.

A further disadvantage is that the heat treatment temperature is rigidly limited because the wiring is formed of aluminum or other materials having a low melting point.

As described above, the complete flattening of the wiring is a very difficult technological problem and is still under development, i.e., it is not applicable to memory devices and the like in practice.

SUMMARY OF THE INVENTION

The object of the present invention is to provide a semiconductor device, such as DRAMs and SRAMs, and a process for producing the same, in which flattening is sufficiently carried out for allowing a high precision patterning of wiring running above the memory cell area and the surrounding circuit area even when there is a large step between these areas.

To achieve the object according to the first aspect of the present invention, there is provided a semiconductor device 55 comprising:

- a semiconductor substrate having a memory cell area and a circuit area surrounding the memory cell area with a boundary area interposed therebetween;
- a first conductive layer covering the memory cell area and extending onto the boundary area;
- a first insulating layer covering the surrounding circuit area and part of the extended portion of the first conductive layer;
- a second insulating layer covering the first insulating layer and the first conductive layer;

4

- a throughhole formed through the first and second insulating layers; and
- a second conductive layer electrically connected with another conductive layer via the throughhole and extending from the memory cell area to the surrounding circuit area.

According to the second aspect of the present invention, there is also provided a process of producing a semiconductor device, the process comprising the steps of:

- defining a first area and a second area with a boundary area therebetween on a semiconductor substrate;
- forming a first electronic element on the first and second areas:
- forming a second electronic element only on the first layer;
- forming a first conductive layer extending from the first area to the boundary area;
- forming a first insulating layer entirely on the substrate; removing the portion of the first insulating layer that covers the first area, and thereby, exposing the first conductive layer;
- forming a second insulating layer entirely on the substrate:
- selectively removing the first and second insulating layers to form a throughhole; and
- forming a second conductive layer extending from the first area to the second area.
- During etching for removing the first insulating layer and thereby exposing the first conductive layer, termination of the etching is detected by the first conductive layer.

A boundary area is provided between a memory cell area and a surrounding circuit area on a semiconductor substrate; a first conductive layer covers the memory cell area totally and the boundary area; and a first insulating layer covers the portion of the first conductive layer that is located on the boundary layer partially and the surrounding circuit area totally. Thus, the first conductive layer resides in the surrounding circuit area and the portion of the boundary area that adjoins to the surrounding circuit area, but does not reside in the memory cell area or the portion of the boundary area that adjoins to the memory cell area. This arrangement increases the height of the area on the substrate that sur-45 rounds the memory cell area by an increment corresponding to the thickness of the first insulating layer so as to cancel or offset the difference in height between the memory cell area and the surrounding circuit area. Thus, the first insulating layer has a thickness in accordance with the height of the electronic element such as a capacitor formed in the memory cell area.

The second insulating layer is provided to cover the first insulating layer and the portion of the first conductive layer that is not covered by the first insulating layer, so as to cancel or offset the step due to the memory cell height, thereby achieving a desired flattening.

Before forming the second insulating layer, the portion of the boundary area that adjoins to the memory cell area is concave with respect to the surrounding region, because neither the first insulating layer nor an electronic element such as a capacitor is formed in this portion. The size of the boundary area should be determined so that the concavity is fully filled with the material of the second insulating layer.

Typically, the memory cell is composed of a transfer 65 transistor and a capacitor.

The process according to the second aspect of the present invention defines, on a semiconductor substrate, a first area.

a second area and a boundary area between the former two, forms a first electronic element in the first and second areas, and forms a second electronic element only in the first area. Typically, the first electronic element is an element with a small height such as a MOS transistor and the second electronic element is an element with a greater height such as a capacitor.

The first conductive layer extends from the first area to the boundary area. Typically, the first conductive layer is formed as one electrode of a capacitor.

After forming the first insulating layer covering entirely the substrate area, the portion of the first insulating layer that covers the first area is removed to expose the underlying first conductive layer. In this process step, termination control of the etching for removing the first insulating layer is easily effected by the first conductive layer and no complicated control of the etching is required. This provides one of the most significant advantages according to the present invention

Preferably, a third insulating layer having etching properties different from that of the first insulating layer is 20 deposited on the first conductive layer. The material of the third insulating layer is selected so that undesired substances do not diffuse into the first insulating layer during heating for reflowing of the first and second insulating layers. This arrangement enables detection of etching termination to be easily effected by the third insulating layer formed on the first conductive layer during the process step of exposing the first conductive layer by the removal of the first insulating layer. The third insulating layer also acts as a protective film for preventing possible diffusion of any undesired substances from the first and/or second insulating layers to the first conductive layer during heating for reflowing the first and second insulating layers.

Typically, the first conductive layer is fabricated by sequentially depositing a polysilicon layer and a silicon nitride layer in that order; the first and second insulating layers are formed by forming silicon oxide layers containing impurities; the portion of the first insulating layer that covers the first area is removed by etching with a solution containing hydrofluoric acid to expose the first conductive layer; the first and second insulating layers are reflowed by a heattreatment carried out after forming of the second insulating layer.

Memory devices are relatively simple in pattern such that substantial height differences only occur between the memory cell area and the surrounding circuit area, and 45 moreover, the heat treatment temperature is not rigidly limited because the reflow process is carried out prior to the provision of wiring. The present invention takes advantage of this fact to solve the problem of flattening for wiring.

According to a preferred embodiment of the present 50 invention, a memory cell area and surrounding circuit area with a boundary area interposed therebetween are first defined on a semiconductor substrate, a conductive layer pattern covering the memory cell area and extending to the boundary area is then formed, a first BPSG layer, for example, is formed entirely over the substrate and is then removed in the portion from the boundary area to the memory cell area, a second BPSG layer, for example, is formed all over the substrate, and both BPSG layers are reflowed by heat treatment.

The etching for removal of the first formed BPSG layer is very easily controlled because of the presence of the underlying conductive layer pattern, i.e., the etching is simply allowed to continue until the conductive layer is exposed.

This formation and etching of a BPSG layer easily flattens 65 local unevenness and flattening all over the substrate is achieved without using SOG or other special materials.

6

According to the third aspect of the present invention, there is provided a semiconductor device, such as that shown in FIGS. 7A to 7K, comprising:

- a semiconductor substrate 301;
- a memory cell area "A" and a surrounding area "B" having the uppermost surface located on a level lower than that of the memory cell area;
- a band pattern layer 326 located on a level lower than the uppermost surface of the memory cell area "A" and disposed on a boundary area "C" provided between the memory cell area "A" and the surrounding area "B";
- a first insulating layer 328 formed on the uppermost surface of the surrounding area "B" and covering the periphery of the boundary area "C"; and
- a second insulating layer 331 entirely covering the first insulating layer 328, the memory cell area "A" and the boundary area "C".

Preferably, the band pattern layer 326 is composed of polysilicon or silicon nitride; and the first and second insulating layers 328, 331 are composed of a silicon oxide layer containing impurities.

Typically the memory cell area "A" includes a pattern of conductive layers 304, 308, 310, 311 and 312 composed of a plurality of layers; and the surrounding area "B" includes a pattern of conductive layers 322 less in number than that of the memory cell area "A".

According to the fourth aspect of the present invention, there is provided a process of producing a semiconductor device, the process comprising the steps of:

- forming a memory cell in a first area "A" of a semiconductor substrate 301 and a surrounding circuit 319 in a second area "B" of the semiconductor substrate, the latter having a height smaller than the memory cell (FIGS. 7A, 7B);
- growing an etching stopper layer 326 entirely on the substrate 301 (FIG. 7C), and thereafter, selectively removing the portion of the etching stopper layer 326 that covers the surrounding circuit 319 (FIGS. 7C, 7A, 7B):
- growing a first insulating layer 328 entirely on the substrate 301, and thereafter, forming on the first insulating layer 328 a mask 329 having a pattern overlapping the surrounding circuit 319 and the periphery of the etching stopper layer 326 (FIG. 7D);
- etch-removing the portion of the first insulating layer 328 that is exposed through the mask pattern 329, and thereby, exposing the etching stopper layer 326 in the first area "A" (FIG. 7E);
- selectively removing the portion of the etching stopper layer 326 that is not overlapped by the mask pattern 329 but is exposed (FIG. 7F); and
- exfoliating the mask 329 (FIG. 7G), and thereafter, depositing a second insulating layer 331 entirely on the substrate (FIG. 7H).

Typically, the etching stopper layer 326 is composed of polysilicon or silicon nitride: the first and second insulating layers 328, 331 are composed of a silicon oxide layer containing impurities.

According to the third and fourth aspects of the present invention, the first insulating layer 328 is provided only on the surrounding circuit 319 less in height than the memory cell; and the second insulating layer 331 is provided on the first insulating layer 328 and the memory cell. Thus, the surrounding circuit area "B" is imparted with an additional height by the first insulating layer 328 to substantially cancel

This provides an improved precision of the patterns formed over both areas "A" and "B" and in contact with the underlying layer, by eliminating the conventional problem of focus depth during exposure for forming such patterns.

The etching stopper layer 326 consequently remains only in the boundary area "C" and in the form of a band, but not in throughholes in the surrounding circuit 319, thereby avoiding the shape defect which would otherwise occur when an etching stopper layer extrudes inside the throughboles 15

During removal or etching of the first insulating layer 328 in the memory cell area "A", the etching stopper layer 326 provided in the memory cell area "A" protects the underlying layers from being undesirably removed.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows an equivalent circuit corresponding to an SRAM;

FIGS. 2A and 2B shown a conventional arrangement of MOSFETs, in sectional view;

FIGS. 3A and 3B show another conventional arrangement of MOSFETs, in sectional view;

FIGS. 4A to 4C show the conventional process sequence, in sectional view;

FIGS. 5A to 5F show a process sequence according to the first and second aspects of the present invention, in sectional view:

FIGS. 6A and 6B show another process sequence according to the first and second aspects of the present invention. 35 in sectional view;

FIGS. 7A to 7K show a process sequence according to the third and fourth aspects of the present invention, in sectional

FIG. 8 shows an etching stopper layer retained around an SRAM region according to the present invention, in plan view; and

FIGS. 9A to 9C show a surrounding circuit area with an etching stopper layer unremoved, according to the present invention, in sectional view.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

EXAMPLE 1

According to the first and second aspects of the present invention, a semiconductor device including a DRAM cell was produced through the following steps as shown in FIGS. 5A to 5F.

Step 1 (FIG. 5A.)

A DRAM cell 210, having a fin-type capacitor, and a surrounding circuit 220 were formed on a silicon substrate 201 in a manner common to conventional semiconductor processes, except that a counter electrode pattern 211 of the cell 210 was formed so as to extend to a boundary area 230 provided between the areas 210 and 220. The boundary area 230 had a thickness (W) of 10 μm.

The structure shown in FIG. 5A has the following arrangement.

A field oxide layer 202 for isolation of elements is provided on the surface of a p-type silicon semiconductor

8

substrate 201. A gate oxide layer 203 is formed in the active region defined by the field oxide layer 202. A gate electrode 204, composed of a first layer of polysilicon, extends from the gate oxide layer 203 to the field oxide layer 202. The gate electrode 204 functions, in the memory cell area, as the gate electrode and lead of a transfer transistor in a memory cell, and in the surrounding circuit area 220, as the gate electrode of a MOSFET.

N-type diffusion layers 205 are formed by using the gate electrode 204 and the field oxide layer 202 as a mask to provide the source/drain regions of a MOSFET of the surrounding circuit and a transfer transistor of the memory

A second polysilicon layer 207 has an electrical contact with the n-type diffusion layers 205 through contact holes 206A formed in an insulating layer 206 which covers the gate electrode 204 and the n-type diffusion layers 205. The second polysilicon layer 207 forms a bit line in the memory cell area 210, and in the surrounding circuit area 220, forms a pad layer, which will be described in detail later.

A fin-type storage capacitor electrode 209 is connected to the drain 205 of the transfer transistor in the memory cell through a contact hole 206A formed in an insulating layer 208 composed of laminated SiO₂/SiN layers and covering the second polysilicon layer 207. The storage capacitor electrode 209 is formed within the memory cell area 210 only. A counter electrode 211 is formed so as to cover a dielectric layer (not shown) which covers the storage capacitor electrode 209.

The gate electrode 204 was 1000 Å thick, the bit line was 1000 Å, the storage capacitor electrode was 3000 Å high in total (i.e., 500 Å thick fins triplicated with 500 Å spacings interposed), and the counter electrode was 800 Å thick. There was thus a height difference of about 5800 Å between the outermost or top surface of the memory cell area 210 and the lowest portion of the surrounding circuit area 220, in which no substantial patterns are formed.

In the following FIGS. 5B to 6B, reference numerals 202 to 209 are omitted for simplicity, as these numerals denote component members having no essential relationship with the present invention. These numerals can be seen in FIG. 5A

Step 2 (FIG. 5B)

45 A CVD process was performed to form a BPSG layer 241 with a thickness corresponding to the height difference between the memory cell area 210 and the surrounding circuit area 220, i.e., 5800 Å in this example. A photolithography process was then performed to form a resist pattern covering the surrounding circuit area entirely and the boundary area 230 partially, in such a manner that the resist pattern 242 has an end 242P located within the boundary area 230 and above the extended portion 211P of the counter electrode 211.

Step 3 (FIG. 5C)

The BPSG layer 241 was unisotropically etched by a CHF₃/He mixed gas by using the resist 242 as a mask, followed by removal of the resist 242. The BPSG layer 241 was thus patterned so as to cover the surrounding circuit area 220 and the portion 230P of the boundary area 230 that adjoins to the surrounding circuit area 220. Isotropic etching processes using HF (hydrofluoric acid) solutions, for example, may be used instead of the herein-used unisotropic etching. In either type of etching, termination of etching is easily controlled, because etching is automatically terminated at the extended portion 211P of the counter electrode 211 which is composed of polysilicon, for example.

When an RIE (reactive ion etching) is used, the termination of etching is advantageously detected by an emission spectrum of the plasma used, which changes upon exposure of the counter electrode 211. Such a detection is possible, as the counter electrode 211 covers entirely the memory cell 5 210 and occupies a large proportion of the substrate area.

The boundary area 230 can be sufficiently large so as to allow isotropic etching, for example, by HF to be carried out. In this case, the counter electrode 211 of polysilicon, for example, is not substantially etched by isotropic etching, and therefore, an excessive etching time would cause no problem.

Thus, it is a remarkable advantage of the present invention that etching termination can be controlled far more easily than in conventional flattening processes.

Step 4 (FIG. 5D)

A CVD process was performed to grow another BPSG layer 243 as thick as required to fill up the gap between the ead 241P of the BPSG layer 241 and the memory cell 210. specifically 2500 Å in this example. However, it is not essential to fill the gap in this step, because a reflow process will be carried out in the next step.

Step 5 (FIG. 5E)

A heat treatment was carried out at 850° C. for 20 min in ²⁵ a nitrogen gas atmosphere to reflow the BPSG layers 241 and 242, with the result that the substantial height difference between the memory cell 210 and the surrounding circuit 220 was eliminated, although a minute local unevenness remained. Such a minute unevenness can be flattened by ³⁰ selecting a suitable reflow condition.

Thus, because the reflow process can be adopted in the present invention, sufficient flattening is achieved by using BPSG or other common materials without using special materials such as SOG, and consequently a stable manufacture of devices can be realized. This is also a remarkable advantage of the present invention over conventional flattening processes.

Step 6 (FIG. 5F)

A lithography process was performed to form a throughhole 244 for providing an electrical connection to the overlying wiring. The throughhole 244 is usually formed in the surrounding circuit through a thick BPSG layer, and therefore, has a large depth, as shown in FIG. 5F. Considering this fact, a pad 222 of the same material as that of the overlying bit wiring is provided at the site where the diffusion region 265 meets the bit wiring material in the throughhole 244. Such a pad is fully described in Japanese Unexamined Patent Publication (Kokai) No. 1-120863. This pad is advantageous in that relatively large throughholes can be used and that any small change in the throughhole shape does not cause a short circuit to the neighboring gate electrodes.

A CVD process was then performed to sequentially 55 deposit Ti, TiN. and W layers, thereby burying the throughhole 244, followed by a lithography process to pattern wiring 245. This patterning of the wiring 245 is performed over a flat surface without substantial unevenness to achieve an extremely high precision, eliminating the conventional 60 problem of the focus depth allowance.

EXAMPLE 2

A semiconductor device having a DRAM cell was produced according to the present invention in the same process 65 sequence as Example 1, except for the following modifications.

10

Step 1 (FIG. 6A)

Operations were performed in the same manner as in Example 1, except that a counter electrode 211 of polysilicon is coated with a silicon nitride layer 215 to form a laminate structure.

Step 2 (FIG. 6B)

A silicon oxide layer 216 was formed entirely over the substrate, followed by a CVD process as used in Example 1 to grow, on the layer 216, a BPSG layer 241 with a thickness corresponding to the height difference between the memory cell area 210 and the surrounding circuit area 220, i.e., 5800 Å. A photolithography process was performed to form a resist pattern 242 covering the surrounding circuit area 220 entirely and the boundary area 230 partially, in such a manner that the end 242P of the resist pattern 242 that is located within the boundary area 230 is located above the extended portion 211P of the counter electrode 211.

By using the resist as a mask, the BPSG layer 241 and the silicon oxide layer 216 were isotropically etched with an HF solution and the resist 242 was then removed. This patterned the BPSG layer 241 so as to cover the surrounding circuit area 220 and the portion 230P of the boundary area 230 that adjoins to the surrounding circuit area 220. During this etching operation, the silicon nitride layer 215 acted as an etching stopper so that the polysilicon layer 211 was not exposed.

Then, operations were performed in the same manner as used in Example 1 including the steps of flattening, forming throughholes, and forming wirings.

In this example, the polysilicon layer 211 is covered with the silicon nitride layer 215 and is therefore not brought into direct contact with the overlying BPSG layers 241 and 243. This prevents the component elements such as B or P of these BPSG layers from diffusing into the polysilicon layer 211 during the heat treatment for the reflow process. The impurity concentration of the counter electrode significantly affects the resistivity and crystal grain growth thereof, i.e., variation in the impurity concentration causes significant variation in these properties. This is fully described in Japanese Unexamined Patent Publication (Kokai) No. 1-186655. The embodiment of this example effectively prevents such an undesired phenomenon by a simple measure.

Regarding diffusion of impurities, the present invention is also advantageous in the following points.

In the present invention, a first BPSG pattern is not provided on the counter electrode. Under such a condition, an excessive etching would expose the silicon substrate 201 in the transistor region, causing destruction of the transistor because of the diffusion of impurities from BPSG. The flattening effected by a reflow process according to the present invention is also very effective to avoid such a dangerous phenomenon.

EXAMPLE 3

An embodiment according to the third and fourth aspects of the present invention is described.

FIGS. 7A to 7K are sectional views of an SRAM cell of FIG. 1 in the portion surrounded by the broken line containing MOSFETS and the surrounding circuit.

Step 1 (FIG. 7A)

In FIG. 7A, a silicon semiconductor substrate 301 has a memory cell area "A" containing a plurality of active regions 303 separated with a selectively oxidized layer 302 and has a surrounding circuit area "B" surrounding the memory cell area "A".

A gate electrode 304 of the driving MOSFET t11 is formed on the semiconductor substrate 301 in the active region 303, with a gate insulating layer 305 interposed between the electrode 304 and the substrate surface. One end of the gate electrode 304 stepping over the selectively oxidized layer 302 is connected to the n-type impurity-doped layer 306 of the neighboring active layer 303. Not-shown n-type source/drain regions are formed in the active regions 303 located on both sides of the gate electrode 304.

Formed on an SiO₂ layer 367 covering the gate electrode 384 of the driving MOSFET t11 is a grounding conductor 388, on which a loading MOSFET t22 is formed with an 15 SiO₂ layer 369 interposed between the MOSFET t22 and the conductor 388.

The loading MOSFET t22 is composed of a lower gate electrode 319, a polysilicon layer 311 and an upper gate electrode 312 with insulating layers 313 and 314 interposed 20 therebetween. On the polysilicon layer 311, p-type source/drain regions and a channel region are provided.

Two gate electrodes (double gate) 310 and 312 are connected to p-type source/drain regions (not shown) of another loading MOSFET t21 of a similar structure.

A contact hole 315 is formed through SiO₂ layers 307, 309, 313 and 314 and the polysilicon layer 311, which are located above the gate electrode 304 of the driving MOSFET t11 stepping over the selectively oxidized layer 302 between the active layers 303, and inside the contact hole 315, a 30 conductive layer 316 with a U-shaped section is formed on the side wall and bottom of the contact hole 315, so that the gate electrode 304 of the driving MOSFET t11 is connected to the polysilicon layer 311 which forms the source/drain regions of the loading MOSFET t22.

An impurity-introduced layer 306 of the active layer 303 connected to the leading edge of the gate electrode 304 of the driving MOSFET t11 is connected to one of the n-type source/drain regions 317 and 318 of the MOSFET t32 acting as a transmitter.

The above-described laminate structure composes part of an SRAM and a surrounding circuit 319, partially shown, is formed around the memory cell area "A".

The transfer MOSFET t32 has a gate electrode 320 formed on the substrate 301 with a gate insulating layer interposed therebetween. A MOSFET 321 has a gate electrode 322 and source/drain regions 323 and 324, which are formed in the surrounding are "B" of the substrate 301.

After the upper gate electrode 312 of the loading MOS-FET 122 is formed, the subsequent process steps are carried out in the following manner.

A 100 nm thick SiO₂ layer 325 is formed by a CVD process entirely on the substrate to cover the memory cell area "A" and the surrounding circuit 319.

Step 2 (FIG. 7B)

Referring to FIG. 7B, a 100 nm thick polysilicon layer 326 is formed by a CVD process, and on the layer 326, a resist layer 327 is then applied, exposed to light and developed to form a resist pattern only covering the memory cell 60 area "A" and the boundary area "C".

Step 3 (FIG. 7C)

A plasma etching is performed by using a CF_4/O_2 gas mixture to selectively remove the portion of the polysilicon layer 326 that is exposed from the resist 327. The resist 327 65 is then exfoliated. The resulting arrangement is shown in FIG. 7C.

12

Step 4 (FIG. 7D)

Referring to FIG. 7D, a CVD process is carried out to form a BPSG (borophosphosilicate glass) layer 328 entirely over the substrate. The thus-formed BPSG layer 328 has a thickness corresponding to the height difference between the memory cell area "A" and the SiO₂ layer 325 covering the surrounding circuit 319, for example 500 nm.

A resist 329 is applied on the BPSG layer 328, exposed to light and developed to form a resist pattern covering the region of the BPSG layer 328 that is located above the surrounding circuit 319 and the circumferential portion of the polysilicon layer 326.

Step 5 (FIG. 7E)

Referring to FIG. 7E, the portion of the BPSG layer 328 that is exposed from the resist pattern 329 is removed by etching with hydrofluoric acid or the like. During this etching, the portion of the polysilicon layer 326 that is located in the memory cell area "A" functions as an etching stopper to prevent the underlying SiO₂ layer 325 from being etched.

A reactive ion etching process may be used instead, under the provision that the etching is carried out under a full over-etching condition to ensure no residue remaining on the stepped portions and the like of the region surrounding the memory cell area. Any residue would act as a mask during the later etching process, thereby causing the polysilicon layer 326 to remain at undesired sites.

Step 6 (FIG. 7F)

Referring to FIG. 7F, a plasma etching process is carried out by using the resist pattern 329 as a mask to remove the polysilicon layer 326. A CF₄/O₂ gas mixture is advantageously used as an etching gas to prevent the SiO₂ layer 325 below the polysilicon layer 326 from being removed.

Step 7 (FIG. 7G)

The resist 329 is then exfoliated, as shown in FIG. 7G.

In the boundary area "C", the polysilicon layer 326, remains below the end region of the BPSG layer 328, in the 40 form of a belt zone surrounding the memory cell area "A" as can be seen in FIG. 8, but does not cause adverse effects during the subsequent process steps.

The top surface of the SiO₂ layer 325 covering the memory cell area "A" is on the same level as the top surface of the BPSG layer 328 in the surrounding circuit area "B", but a full flattening has not yet been achieved at this stage, because concavities 330 are formed in the boundary area "C" between the memory cell area "A" and the surrounding circuit area "B" and in the memory cell area "A"

Steps 8 and 9 (FIGS. 7H and 7I)

A second BPSG layer 331 (400 nm thick) is formed by CVD process over the entire substrate 301 (FIG. 7H) and is then reflowed by a heat-treatment at 850° C. for 30 min to fill the concavities 330 with the second BPSG layer 331. This provides a full flattening of the second BPSG layer 331 as shown in FIG. 7I, i.e., no steps remain between the memory cell area "A" and the surrounding circuit 319.

Next step is to form a contact hole connecting wirings to the memory cell area "A" and the surrounding circuit 319.

Step 10 (FIG. 7J)

To this end, a resist 332 is applied on the second BPSG layer 331, is exposed to light and is developed to form a mask pattern. Focus blooming does not occur during the exposure of the resist 332 and high precision patterning is achieved, because the second BPSG layer 331 has no unevenness or steps on the top surface thereof.

The resist 332 is then used as a mask to open contact holes 333 and 334 through the BPSG layers 328 and 331 and the underlying SiO₂ layer 325 in the memory cell area "A" and the surrounding circuit 319. Metal conductor wirings 335 and 336 of tungsten are then formed through the contact holes 333 and 334.

Tungsten is difficult to wire-bond and has a higher resistivity than aluminum, particularly when forming long wiring. Therefore, a well-known two-layer metal wiring structure is then formed by coating entirely the substrate with an interwiring insulating layer of PSG (phosphosilicate glass) or the like, forming viaholes, and forming aluminum wirings.

The etching stopper layer 326 may be made of silicon 15 nitride instead of polysilicon as used herein.

In this example, the etching stopper layer 326 is removed from the surrounding circuit 319 so as to only remain in the memory cell area "A" and the boundary area "C", as shown in FIG. 7C, for the following reason.

If the etching stopper layer 326 were also preserved on the surrounding circuit 319, the thus-preserved etching stopper layer 326 would be located under the BPSG layer 328 covering the surrounding circuit 319 and would remain in the final product.

Then, to form a contact hole in the surrounding circuit 319, etching would be carried out by using the resist as a mask to remove the BPSG layers 328 and 331, the underlying etching stopper layer 326 and the further underlying SiO₂ layer 325, thereby forming a contact hole 333 with the underlying source/drain layer 323 exposed, as shown in FIG. 9A

This etching would cause a natural oxide layer 337 to be formed on the surface of the source/drain region 323 as shown in FIG. 9B. Such a natural oxide layer must be removed by hydrofluoric acid. During this removal, the BPSG layers 328 and 331 and the SiO₂ layer 325 are etched in the transversal direction while the etching stopper layer 326, having a low etching rate, remains unetched and protrudes in the contact hole 333 as shown in FIG. 9C.

Sputtering of a wiring material into the contact hole 333, having such a protrusion, would cause incomplete coverage and lead to disconnection of the resulting wiring.

Therefore, the etching stopper layer 326 in the surrounding circuit 319 must be removed as shown in FIG. 7C to avoid the above-mentioned problem which would occur when the etching stopper is simply deposited.

When an SRAM structure has a capacitor for eliminating the α -rays soft errors as shown in FIGS. 3A and 3B, the same result can be obtained by adopting the above-mentioned process steps from forming of the etching stopper layer 326 to depositing of the second BPSG layer 331.

As described above, the present invention forms a first insulating layer only on the surrounding circuit which is 55 lower than the memory cell and deposits a second insulating layer on the first insulating layer and the memory cell, so that the surrounding circuit area has an increased height and is substantially as high as the memory cell. Moreover, the second insulating layer is formed on the memory cell area 60 and the surrounding area to flatten these areas, so that a resist layer formed on the second insulating layer has a uniform thickness.

This advantageously improves the pattern precision by solving the problem of the focus depth encountered during 65 forming of patterns running above and across these areas while being in contact with the underlying layer.

14

The etching stopper layer is present in the form of a belt and only in the boundary area, so that the etching stopper layer does not transversely protrude in throughholes, and thereby, shape defects do not occur.

During removal of the first insulation layer in the memory cell area, the etching stopper layer, which is present just below the region to be removed, prevents excessive etching of the underlying layers.

The present invention provides a semiconductor device, such as DRAMs and SRAMs, with a sufficient flattening for ensuring high precision patterning of wirings running over and across the memory cell area and the surrounding circuit area having a large step or height difference therebetween. The height difference between these areas is thus eliminated to ensure the forming of fine patterns. The \(\pa_{-}\text{rays}\) soft errors are prevented by an increased memory cell capacity, so that high speed operation is fully achieved in contrast to the conventional art in which ECC is used for the same purpose.

We claim:

 1. A process of producing a semiconductor device, said process comprising the steps of:

defining a first area and a second area with a boundary area therebetween on a semiconductor substrate;

forming a first electronic element on the first and second areas:

forming a second electronic element only on the first area; forming a first conductive layer extending from the first area to the boundary area;

forming a first insulating layer entirely on the substrate; removing the portion of the first insulating layer that covers the first area, and thereby, exposing the first conductive layer;

forming a second insulating layer entirely on the substrate:

selectively, removing the first and second insulating layers to form a throughhole; and

forming a second conductive layer extending from the first area to the second area.

- 2. A process according to claim 1, wherein, during etching for removing the first insulating layer and thereby exposing the first conductive layer, termination of said etching is detected by the first conductive layer.
- 3. A process according to claim 2, wherein the first electronic element is a MOS transistor and the second electronic element is a capacitor.
- A process according to claim 3, wherein the first conductive layer composes one of electrodes of the capacitor.
- 5. A process according to claim 1, 2, 3, or 4, wherein said forming of the first conductive layer is effected by depositing a polysilicon layer and a silicon nitride layer in that order; said forming of the first and second insulating layers is effected by forming silicon oxide layers containing impurities; said removing of the portion of the first insulating layer that covers the first area and thereby exposing the first conductive layer is effected by an etching with a solution containing hydrofluoric acid; and said reflowing of the first and second insulating layers is effected by a heat-treatment carried out after forming the second insulating layer.
- 6. A process of producing a semiconductor device, said process comprising the steps of:

forming a memory cell in a first area of a semiconductor substrate and a surrounding circuit in a second area of the semiconductor, the latter having a height smaller than the memory cell; 5,688,712

15

growing an etching stopper layer entirely on the substrate, and thereafter, selectively removing the portion of the etching stopper layer that covers the surrounding circuit:

growing a first insulating layer entirely on the substrate, and thereafter, forming on the first insulating layer a mask having a pattern overlapping the surrounding circuit and the periphery of the etching stopper layer; etch-removing the portion of the first insulating layer that is exposed through the mask pattern, and thereby, exposing the etching stopper layer in the first area;

16

selectively removing the portion of the etching stopper layer that is not overlapped by the mask pattern but is exposed; and

exfoliating the mask, and thereafter, depositing a second insulating layer entirely on the substrate.

7. A process according to claim 6. wherein the etching stopper layer is composed of polysilicon or silicon nitride.

8. A process according to claim 6 or 7, wherein the first and second insulating layers are composed of a silicon oxide layer containing impurities.

* * * * 1

EXHIBIT I



United States Patent [19]

Shinozaki

[11] Patent Number:

5,841,731

[45] Date of Patent:

Nov. 24, 1998

[54]	SEMICONDUCTOR DEVICE HAVING EXTERNALLY SETTABLE OPERATION
	MODE

[75]	Inventor:	Naoharu	Shinozaki,	Kawasaki, Japan
------	-----------	---------	------------	-----------------

[73] Assignee: Fujitsu Limited, Kawasaki, Japan

[21] Appl. No.: 862,298

[22] Filed: May 22, 1997

[30] Foreign Application Priority Data

Dec.	13, 1996	[JP]	Japan	8-334273

[56] References Cited

U.S. PATENT DOCUMENTS

4,984,216 1/1991 Toda et al. 365/230.08


5,111,433	5/1992	Miyamoto 365/201
5,384,745	1/1995	Konishi et al 365/230.03
5,430,680	7/1995	Parris 365/222
		Kim

Primary Examiner—David C. Nelms
Assistant Examiner—Hien Nguyen
Attorney, Agent, or Firm—Nikaido, Marmelstein, Murray &
Oram LLP

[57] ABSTRACT


A semiconductor device which allows an input signal thereto to select one of N operation modes, and operates in the one of N operation modes includes a selection circuit for selecting an operation mode from the N operation modes when the input signal indicates the operation mode, and for selecting a predetermined operation mode from the N operation modes when the input signal is an undefined signal indicating none of the N operation modes. The semiconductor device further includes an internal circuit operating in an operation mode selected by the selection circuit.

11 Claims, 8 Drawing Sheets



Nov. 24, 1998


Sheet 1 of 8



5,841,731 U.S. Patent Sheet 2 of 8 Nov. 24, 1998 0 A 5 201 MRA5 MRA6

Nov. 24, 1998

Sheet 3 of 8



Nov. 24, 1998

Sheet 4 of 8

FIG. 4






FIG. 6



Nov. 24, 1998


Sheet 5 of 8

FIG. 5




Nov. 24, 1998

Sheet 6 of 8




Nov. 24, 1998

Sheet 7 of 8



Nov. 24, 1998

Sheet 8 of 8



5,841,731

SEMICONDUCTOR DEVICE HAVING EXTERNALLY SETTABLE OPERATION MODE

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention generally relates to semiconductor devices, and particularly relates to a semiconductor device which allows an operation mode thereof to be set via an external input.

2. Description of the Related Art

Many types of semiconductor devices are provided with a function to set an operation mode red thereof. In such semiconductor devices, parameters for setting an operation mode are typically stored in a particular register (hereinafter 15 referred to as a mode register).

Conventional SDRAMs, for example, allow parameters for defining an operation mode of the SDRAMs to be set externally, such parameters including a CAS latency, a burst length, a burst type, etc. In setting these parameters, a mode setting operation is instructed via a command input to an SDRAM, and the parameters are input via an address input so as to write these parameters in a mode register of the SDRAM.

FIGS. 1A through 1D are illustrative drawings for explaining a mode-register-set operation with respect to a conventional 16M SDRAM. FIG. 1A shows a clock signal supplied to an SDRAM. FIGS. 1B and 1C show a command input and an address input, respectively. As shown in FIGS. 1B and 1C, a mode-register-set command MRS is input via the command input, and data is supplied to the address input to store the data in the mode register. After inputting the data, an activation command ACT is fed via the command input to put the newly set mode into effect.

FIG. 1D shows relations between the data stored in the mode register and the address input. As shown in FIG. 1D, three bits A0 through A2 of the address input together define the burst length, and a bit A3 represents the burst type. used for setting the CAS latency. Bits A7 through All are currently not in use.

Among the parameters, the CAS latency, for example, is a parameter for defining how long a start of a data-read operation is delayed in response to an input of a data-read command. The setting of the CAS latency is made by using the three bits A4 through A6 of the address input as described above. This means that eight different types of the setting can be made in principle. Settings currently in use, however, include only three or four different types, so that bit patterns of the three bits A4 through A6 include unused patterns.

FIG. 2 is a circuit diagram of a conventional latency decoder. A latency decoder is a circuit included in a mode register. The latency decoder receives three relevant bits 55 undefined signal is input, one of the N operation modes is from latches also included in the mode register for holding the address-input bits, and decodes these three bits.

A latency decoder 200 of FIG. 2 includes inverters 201 through 203, NANI) circuits 204 through 207, and inverters 208 through 211. The inverters 201 through 203 receive data 60 bits MRA4 through MRA6, respectively, which are the address-input bits A4 through A6 held by latches. Each of the NAND circuits 204 through 207 receives an noninverted bit or an inverted bit with respect to each of the data bits MRA4 through MRA6. The inverters 208 through 211 65 receive outputs of the NAND circuits 204 through 207, respectively, and invert these outputs.

The outputs of the inverters 208 through 211 are denoted as decode signals CL1 through CL4, respectively, which correspond to respective bit patterns of the address-input bits $\Lambda 4$ through $\Lambda 6$ shown alongside in the figure. Namely, the decode signal CL1 of the inverter 208, for example, is a signal which becomes HIGH (selection) when the bits A4 through A6 are "100". In the example of FIG. 2, the latency decoder 200 has four outputs, i.e., the decode signals CL1 through CLA. When the address-input bits A4 through A6 have different bit patterns from those shown in the figure, all the decode signals CL1 through CL4 become LOW (unselected).

In this manner, all the outputs of the latency decoder 200 end up being unselected when an undefined bit pattern is input. This is not a unique outcome only for the latency decoder 200, and the same applies in other decoders in the mode register such as a burst-length decoder and a bursttype decoder.

When the CAS latency, the burst length, the burst type, etc., are set in the mode register, entry of an undefined bit pattern which is currently not in use results in all the decoder outputs from the mode register ending up being unselected. When such an undefined setting is made in a conventional semiconductor device such as an SDRAM, it is possible that 25 the chip carries out an unexpected operation which is not cited in a catalog. Such an operation may damage some data stored in memory cells in the case of memory chips.

Accordingly, there is a need for a semiconductor device which insures a normal operation thereof even when an undefined setting is made to a mode register for setting an operation mode of the device.

SUMMARY OF THE INVENTION

Accordingly, it is a general object of the present invention to provide a semiconductor device which satisfies the need described above.

It is another and more specific object of the present invention to provide a semiconductor device which insures a normal operation thereof even when an undefined setting Further, three bits A4 through A6 of the address input are 40 is made to a mode register for setting an operation mode of the device.

> In order to achieve the above objects according to the present invention, a semiconductor device which allows an input signal thereto to select one of N operation modes, and operates in the one of the N operation modes, includes a selection circuit for selecting an operation mode from the N operation modes when the input signal indicates the operation mode, and for selecting a predetermined operation mode from the N operation modes when the input signal is an undefined signal indicating none of the N operation modes. The semiconductor device further includes an internal circuit operating in an operation mode selected by the selection circuit.

> In the semiconductor device described above, when an selected to prevent an undefined setting from causing an unexpected operation of the semiconductor device.

> According to an embodiment of the present invention, the selection circuit includes a first circuit for selecting one of predetermined N-1 operation modes among the N operation modes based on the input signal, while a remaining operation mode is selected when this first circuit does not select any one of the N-1 operation modes. In this configuration, an undefined input leads to a selection of the remaining operation mode, thereby preventing an undefined setting from causing an unexpected operation of the semiconductor device.

According to an embodiment of the present invention, a second circuit for selecting the remaining operation mode based on an output from the first operation mode is provided in proximity of or within the internal circuit. This configuration reduces the number of signal lines from N lines to N-1 lines with respect to the signal transfer of a selected operation mode from the first circuit to the internal circuit.

According to an embodiment of the present invention, the selection circuit includes a circuit for storing the input signal, and a currently stored input signal in this circuit is not updated when an undefined input is given, thereby preventing an undefined setting from causing an unexpected operation of the semiconductor device.

The same objects are also achieved by an equivalent method of selecting one of a plurality of operation modes in a semiconductor device.

Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1A through 1D are illustrative drawings for explaining a mode-register-set operation with respect to a conventional 16M SDRAM;

FIG. 2 is a circuit diagram of a conventional latency decoder:

FIG. 3 is a circuit diagram of a latency decoder of an SDRAM according to a first embodiment of the present invention:

FIG. 4 is an illustrative drawing showing a layout of signal lines of latency-decode signals inside a semiconductor chip when the latency decoder of FIG. 3 is used;

FIG. 5 is an illustrative drawing showing a conventional assumed to signal lines of latency-decode signals inside a semiconductor chip when the latency decoder of FIG. 2 is used:

FIG. 6 is a circuit diagram of an example of a circuit which creates a decode signal CL1 by using decode signals 40 CL2 through CL4;

FIG. 7 is a block diagram showing a mode resister and relating elements in an SDRAM according to a second embodiment of the present invention;

FIG. 8 is a circuit diagram of the latch control circuit of 45 FIG. 7; and

FIG. 9 is a block diagram of an SDRAM to which the mode register according to the second embodiment of the present invention is applied.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the following, principles of the present invention will be described with reference to the accompanying drawings.

FIG. 3 is a circuit diagram of a latency decoder of an SDRAM according to a first embodiment of the present invention. The present invention is not limited to use in a latency decoder, but can be applied to other decoders for decoding setting data with regard to a mode register for 60 setting an operation mode of a semiconductor device.

A latency decoder 10 of FIG. 3 includes inverters 11 through 13, NAND circuits 14 through 16, inverters 17 through 19, and a NOR circuit 20. The inverters 11 through 13 receive data bits MRA4 through MRA6, respectively, 65 which are the address-input bits A4 through A6 held by latches of the mode resister. Each of the NAND circuits 14

through 16 receives a non-inverted bit or an inverted bit with respect to each of the data bits MRA4 through MRA6. The inverters 17 through 19 receive outputs of the NAND circuits 14 through 16, respectively, and invert these outputs.

The NOR circuit 20 receives the outputs of the inverters 17 through 19, and outputs a HIGH (selection) signal only when all the outputs of the inverters 17 through 19 are LOW (unselected). The output of the NOR circuit 20 constitutes the decode signal CL1, and the outputs of the inverters 17 through 19 are the decode signals CI 2 through CI.4, respectively. Conditions which make the decode signals CL1 through CI.4 HIGH (selected) are shown by bit patterns of the address-input bits Λ4 through Λ6 alongside the decode signals CL1 through CL4 in the figure.

Compared to the latency decoder 200 of FIG. 2, the latency decoder 10 of FIG. 3 according to the first embodiment has a different condition in which the decode signal CL1 is selected, i.e., the decode signal CL1 becomes HIGH when the decode signals CL2 through CL3 are not selected. Namely, the decode signal CL1 is selected when the addressinput bits A4 through A6 are "100" as in the latency decoder 200 of FIG. 2, and, also, is selected when an undefined setting is made.

Accordingly, the use of a decoder having the configuration as shown in FIG. 3 makes it possible to avoid malfunction of a semiconductor device even when an undefined setting is made. This is achieved by allocating undefined settings to one of the defined outputs.

FIG. 4 is an illustrative drawing showing a layout of signal lines of latency-decode signals inside a semiconductor chip when the latency decoder 10 of FIG. 3 is used. FIG. 5 is an illustrative drawing showing a conventional layout of signal lines of latency-decode signals inside a semiconductor chip when the latency decoder 200 of FIG. 2 is used.

In the layout shown in FIG. 5, long-distance lines 221 through 224 are provided to transfer the decode signals CL1 through CL4 from the latency decoder 200 of FIG. 2 to other units inside a chip 220. On the other hand, the layout of FIG. 4 includes long-distance lines 31 through 33 to transfer only the decode signals CL2 through CL4 inside a chip 30 from the latency decoder 10 of FIG. 3. Since the decode signal CL1 is selected only when the decode signals CL2 through CL4 are unsclected, there is no need to transfer the decode signal CL1 to other units via a long-distance line.

In each of the units using the latency-decode signals, the decode signal CL1 can be created based on the decode signals CL2 through CL4 sent from the latency decoder 10.

FIG. 6 is a circuit diagram of an example of a circuit which creates the decode signal CL1 by using the decode signals CL2 through CL4. A NOR circuit 35 of FIG. 6 receives the decode signals CL2 through CL4, and outputs a HIGH (selection) signal only when all the received signals are LOW (unselected). Namely, the output of the NOR circuit 35 is the same as the decode signal CL1.

The circuit as shown in FIG. 6 can be provided for each unit which uses the latency decode signals, thereby eliminating a need to transfer the decode signal CL1 via a long-distance line. Since a long-distance line occupies a larger space than a simple circuit such as shown in FIG. 6, efficient use of space inside a chip is achieved by eliminating one of the long-distance lines by providing the circuit of FIG. 6 for each unit.

The NOR circuit 35 of FIG. 6 can be regarded as the NOR circuit 20 of FIG. 3 which is relocated from inside the mode register to each unit which requires the decode signals. Namely, when a layout as shown in FIG. 4 is used, the NOR

circuit 20 of FIG. 3 is removed, and the NOR circuit 35 of FIG. 6 is provided for each unit as a substitute for the removed NOR circuit 20.

FIG. 7 is a block diagram showing a mode register and relating elements in an SDRAM according to a second embodiment of the present invention. FIG. 7 shows a command-signal-input node 102, an address-signal-input node 103, a mode-register controlling unit 110, and a mode register 111. The mode register 111 includes a latch control circuit 40, latches 230, a burst-length decoder 240, the latency decoder 200 of FIG. 2, and a burst-type decoder 250. The configuration of FIG. 7 is the same as that of a conventional mode register and relating elements, except that the latch control circuit 40 is newly provided.

A command signal (see FIG. 1B) input to the command-signal-input node 102 is supplied to the mode-register controlling unit 110. An address signal (see FIG. 1C) input to the address-signal-input node 103 is provided to the mode-register controlling unit 110 and the mode register 111. The mode-register controlling unit 110 outputs an enable signal rgwz in accordance with timing of the address signal when the received command signal instructs to set the mode register. In a conventional configuration, the enable signal rgwz received by the mode register 111 is directly supplied to the latches 230, and the latches 230 latch the address signal.

In the second embodiment of the present invention, the enable signal RGWZ received by the mode register 111 is first supplied to the latch control circuit 40. The latch control circuit 40 receives the address signal in addition to the enable signal rgwz, and determines based on the contents of the address signal whether to provide the enable signal rgwz to the latches 230. In detail, the latch control circuit 40 does not supply the enable signal rgwz to the latches 230 when the address signal shows a bit pattern of an undefined setting.

FIG. 8 is a circuit diagram of the latch control circuit 40. The latch control circuit 40 of FIG. 8 includes inverters 41 through 43, NAND circuits 44 through 47, inverters 48 through 51, a NOR circuit 52, inverters 53 and 54, and a NOR circuit 55. The inverters 41 through 43 receive the bits A4 through A6 of the address signal, respectively. Each of the NAND circuits 44 through 47 receives a non-inverted bit or an inverted bit with respect to each of the address-input bits A4 through A6. The inverters 48 through 51 receive outputs of the NAND circuits 44 through 47, respectively, and invert these outputs.

The outputs of the inverters 48 through 51 are decode signals CLa through CLd. Conditions in which these decode signals CLa through CLd are selected to turn into HIGH are shown in FIG. 8 as bit patterns of the address-input bits A4 through A6. As can be seen from a comparison with the bit patterns of the address-input bits A4 through A6 shown in FIG. 2, the bit patterns for the decode signals CLa through CLd of FIG. 8 correspond to undefined bit patterns. Namely, the inverters 48 through 51 of FIG. 8 produce outputs, one of which is HIGH when an undefined bit pattern is entered.

The NOR circuit 52 receives decode signals CLa through CLd. The NOR circuit 52 outputs a LOW signal when one of the decode signals CLa through CLd is HIGH, and outputs a HIGH signal when all the decode signals CLa through CLd are LOW. The inverter 53 inverts the output of the NOR circuit 52. An output of the inverter 53 is shown as a control signal stopz. The control signal stopz becomes 65 HIGH when one of the decode signals CLa through CLd is HIGH, i.e., when an undefined input is made.

6

The control signal stopz is supplied to one input of the two-input NOR circuit 55. The other input of the NOR circuit 55 receives the inverse of the enable signal rgwz obtained by the inverter 54.

When the control signal stopz is HIGH, the output of the NOR circuit 55 is LOW at all the times. The enable signal rgwz is thus blocked by the NOR circuit 55. When the control signal stopz is LOW, the NOR circuit 55 serves as an inverter for the inverse of the enable signal rgwz. The NOR circuit 55 thus outputs the enable signal rgwz by inverting the inverse of the enable signal rgwz.

The output of the NOR circuit 55 is supplied to the latches 230 as a latch-control signal rgwsz (see FIG. 7). In this manner, the latch control circuit 40 blocks the enable signal rgwz when an undefined input is made, and outputs the enable signal rgwz as the latch-control signal rgwsz when a defined input is made. Having received the latch-control signal rgwsz, the latches 230 latch the address-input bits A0 through A06.

As described above, the mode register 111 according to the second embodiment of the present invention shown in FIG. 7 and FIG. 8 can avoid malfunction of an SDRAM when an undefined input is attempted because no setting is made to the CAS latency when an undefined input is made.

In the configuration shown in FIG. 7 and FIG. 8, when an undefined input is made with respect to a burst length, the undefined input is held by the latches 230, and is decoded by the burst-length decoder 240 to be output. (There is no undefined setting for a burst type since the burst type is represented by only one bit.) If one wishes to provide an anti-malfunction mechanism also for the burst length, therefore, one may modify the circuit of FIG. 8 so as to detect an undefined input with respect to the bits A0 through A2.

The second embodiment of the present invention has a configuration such that when an undefined input is made, data writing to the mode register is prohibited by detecting the undefined input. It is apparent that this configuration is not limited to application only to a mode register of SDRAMs, but can be applied to various semiconductor devices.

FIG. 9 is a block diagram of an SDRAM to which the mode register according to the second embodiment of the present invention is applied. The SDRAM of FIG. 9 includes a clock-signal-input node 101, the command-signal-input node 102, the address-signal-input node 103, a data-signal-input/output node 104, an internal-clock-generation unit 105, a command-input buffer 106, an address-input buffer 107, a data-output buffer 108, a data-input buffer 109, the mode-register controlling unit 110, the mode register 111 shown in FIG. 7, a command decoding unit 112, an address decoding unit 113, pipelines 114 and 115, a write-control unit 116, a write amplifier 117, a sense amplifier 118, a read/write-control unit 119, a read amplifier 120, and a memory-cell array 121.

The SDRAM of FIG. 9 has the same configuration as that of a conventional SDRAM, except that the mode register 111 of the present invention is used.

In the following, operations of the SDRAM of FIG. 9 will be described in brief. A clock signal input to the clock-signal-input node 101 is supplied to the internal-clock-generation unit 105, which generates various internal clock signals for controlling the internal circuits. Based on internal clock signals generated by the internal-clock-generation unit 105, the command-input buffer 106, the address-input buffer 107, and the data-input buffer 109 read a command signal,

an address signal, and a data signal from the command-signal-input node 102, the address-signal-input node 103, and the data-signal-input/output node 104, respectively.

The command signal is supplied from the command-input buffer 106 to the command decoding unit 112 to be decoded.

Based on the decoding results, the internal circuits are controlled. When a mode-register setting command is provided as a command, the mode-register controlling unit 110 writes an address signal from the address-input buffer 107 in the mode register 111 in response to the mode-register 10 setting command.

The address signal is supplied from the address-input buffer 107 to the address decoding unit 113 for decoding. Based on the address decoding results, the memory-cell array 121 is accessed at an indicated address thereof.

The data signal is stored in the memory-cell array 121 at the indicated address thereof, supplied from the data-input buffer 109 via the write amplifier 117 and the sense amplifier 118. On the other hand, data read from the memory-cell array 121 at the indicated address thereof is supplied to the data-output buffer 108 via the sense amplifier 118, the read amplifier 120, and the pipelines 114 and 115. The data-output buffer 108 outputs the data to the data-signal-input/output node 104 based on an internal clock generated by the internal-clock-generation unit 105.

The write-control unit 116 supplies a control signal to the read/write-control unit 119 in accordance with the command decoding results of the command decoding unit 112. Also, based on the command decoding results, the write-control unit 116 controls the data-input buffer 109.

The read/write-control unit 119 generates control signals such as a write signal Write, a read signal Read, a columnline selecting signal (not shown), etc. The columnline selecting signal, for example, is supplied to the sense amplifier 118 which is comprised of a plurality of sense amplifiers, and allows data to be written in or read from selected sense amplifiers for a predetermined time period. The write signal Write is supplied to the write amplifier 117 so as to provide the input data from the data-input buffer 109 to global data bus GDB0 and GDB1 at a predetermined timing. The read signal Read is supplied to the read amplifier 120 so as to provide the read data from the global data bus GDB0 and GDB1 to the pipeline 115 at a predetermined timing.

The mode register 111 stores settings of the burst length, the burst type, the CAS latency, etc., as previously described. As for the CAS latency, for example, the mode register 111 outputs the CAS-latency indicating signals (decode signals) CL1 through CL4 for indicating which CAS latency is being used. (When the number of CAS latencies which can be set is more than 4, a CAS-latency indicating signal CL5 and so on are also generated.) Based on the CAS-latency indicating signals CL1 through CL4, the read/write-control unit 119 controls the timing of a data-read operation.

As described in connection with FIG. 7 and FIG. 8, when an attempt is made to set an undefined CAS latency in the mode register 111, this undefined CAS latency is prevented from being written in the mode register 111. In the SDRAM of FIG. 9, therefore, a malfunction can be avoided even when an undefined input is attempted for the CAS latency. Further, it is obvious that the function of preventing undefined input can be provided for other parameters such as a parameter for the burst length in addition to the CAS latency. 65

In the SDRAM of FIG. 9, the mode register 111 of FIG. 7 may be replaced by a conventional mode register, and the

8

latency decoder of FIG. 3 may be provided in this replacing mode register. In this case, when an undefined setting is attempted for the CAS latency, the CAS-latency indicating signal Cl.1, for example, is selected, thereby avoiding a malfunction of the SDRAM. In this configuration, signal lines inside the SDRAM for transferring the CAS-latency indicating signals may be provided only for the CAS-latency indicating signals CL2 through CL4, and the NOR circuit of FIG. 6 may be provided in relevant circuit units such as the read/write-control unit 119.

Further, the present invention is not limited to these embodiments, but variations and modifications may be made without departing from the scope of the present invention. What is claimed is:

- 1. A semiconductor device which allows an input signal thereto to select one of N operation modes, and operates in said one of N operation modes, said semiconductor device comprising:
 - a selection circuit for selecting an operation mode from said N operation modes when said input signal indicates said operation mode, and for selecting a predetermined operation mode from said N operation modes when said input signal is an undefined signal indicating none of said N operation modes; and
 - an internal circuit operating in one of said operation mode and said predetermined operation mode selected by said selection circuit,
 - wherein selection of said predetermined operation mode prevents malfunction of said internal circuit when said input signal is said undefined signal.
- 2. The semiconductor device as claimed in claim 1, wherein said selection circuit comprises:
- a first circuit for selecting one of predetermined N-1 operation modes among said N operation modes by decoding said input signal; and
- a second circuit for selecting, based on logic operation of outputs of said first circuit, a remaining operation mode of said N operation modes when none of said predetermined N-1 operation modes is selected.
- 3. The semiconductor device as claimed in claim 2, wherein said selection circuit further comprises N-1 signal lines connecting between said first circuit and said second circuit, and said second circuit is located in a proximity of said internal circuit or within said internal circuit.
- 4. The semiconductor device as claimed in claim 1, wherein said selection circuit comprises:
 - a third circuit for detecting said undefined signal;
 - a fourth circuit, responsive to an output from said third circuit, for storing said input signal when said input signal is not said undefined signal, and for holding a currently stored input signal when said input signal is said undefined signal; and
 - a fifth circuit for selecting one of said N operation modes by decoding said input signal stored in said fourth
- 5. A semiconductor device which allows an input signal thereto to select one of N operation modes, and operates in said one of N operation modes, said semiconductor device comprising:
 - a selection circuit for selecting an operation mode from said N operation modes when said input signal indicates said operation mode, and for selecting a predetermined operation mode from said N operation modes when said input signal is an undefined signal indicating none of said N operation modes;
 - a core circuit for storing data; and

- a control circuit operating in one of said operation mode and said predetermined operation mode selected by said selection circuit to control said core circuit,
 - wherein selection of said predetermined operation mode prevents malfunction of said control circuit 5 when said input signal is said undefined signal.
- 6. The semiconductor device as claimed in claim 5, wherein said selection circuit comprises:
 - a first circuit for selecting one of predetermined N-1 operation modes among said N operation modes by 10 decoding said input signal; and
 - a second circuit for selecting, based on logic operation of outputs of said first circuit, a remaining operation mode of said N operation modes when none of said predetermined N-1 operation modes is selected.
- 7. The semiconductor device as claimed in claim 6, wherein said selection circuit further comprises N-1 signal lines connecting between said first circuit and said second circuit, and said second circuit is located in a proximity of said control circuit or within said control circuit.
- 8. The semiconductor device as claimed in claim 5, wherein said selection circuit comprises:
 - a third circuit for detecting said undefined signal;
 - a fourth circuit, responsive to an output from said third circuit, for storing said input signal when said input signal is not said undefined signal, and for holding a currently stored input signal when said input signal is said undefined signal; and
 - a fifth circuit for selecting one of said N operation modes 30 by decoding said input signal stored in said fourth circuit.

10

- 9. A method of selecting one of a plurality of operation modes in a semiconductor device by using an input signal, said method comprising the steps of:
 - selecting an operation mode from said plurality of operation modes when said input signal indicates said operation mode; and
 - selecting a predetermined operation mode from said plurality of operation modes when said input signal is an undefined signal indicating none of said plurality of operation modes.
- 10. A method of selecting one of N operation modes in a semiconductor device by using an input signal, said method comprising the steps of:
 - selecting one of predetermined N-1 operation modes among said N operation modes by decoding said input signal; and
 - selecting a remaining operation mode of said N operation mode when none of said N-1 operation modes is selected.
- 11. A method of selecting one of a plurality of operation modes in a semiconductor device by using an input signal, said method comprising the steps of:
 - detecting whether said input signal is an undefined signal indicating none of said plurality of operation modes;
 - storing said input signal to a register when said input signal is not an undefined signal;
 - holding said input signal currently stored in said register when said input signal is an undefined signal; and
 - selecting one of said plurality of operation modes by decoding said input signal stored in said register.